[CCoE Notice] Thesis Announcement: Muhilan Ravindran, "FPGA Implementation and Optimization of Bit Flipping Encapsulation Algorithm for Post Quantum Cryptography in Embedded Systems Applications"
Greenwell, Stephen J
sjgreen2 at Central.UH.EDU
Wed Apr 23 09:06:09 CDT 2025
[Thesis Defense Announcement at the Cullen College of Engineering]
FPGA Implementation and Optimization of Bit Flipping Encapsulation Algorithm for Post Quantum Cryptography in Embedded Systems Applications
Muhilan Ravindran
April 28, 2025, 9 a.m. to 10 a.m. (CST)
Location: Zoom Link<https://urldefense.com/v3/__https://uh-edu-cougarnet.zoom.us/j/84337659578?pwd=KDjOJc7rKPjppDIhvicZTgaxYvB6RN.1__;!!LkSTlj0I!H5--wjGCT105bpeX3i0JavGt2-r5YosivATF4VZnKMUTN2iCZgWNEdI-OvjCU3uaSFjL-n0UYBrNW0yf9nyD1WoE5q0$ >
Committee Chair:
Dr. Yuhua Chen, DSc.
Committee Members:
Dr. Jinghong Chen, Ph.D. | Dr. Harish Sarma Krishnamoorthy, Ph.D.
Abstract
The expeditious advancement of quantum computing has created a threat to classic cryptographic systems, calling for post-quantum cryptography (PQC) solutions like Bit Flipping Key Encapsulation (BIKE) algorithm, which utilizes Quasi-Cyclic Moderate Density Parity-Check (QC-MCPC) codes for a secure key exchange. Even though BIKE has cryptographic strengths like structural simplicity, and compact key sizes, it suffers from high dynamic power consumption due to its computationally intensive modular arithmetic operations, which include polynomial multiplication, inversion, and hashing. These factors limits its FPGA implementation for embedded and IoT applications.
This research work presents a resource-constrained FPGA implementation of BIKE on the Artix-7 FPGA, designed for integration into an IoT temperature sensor system on the STM32 microcontroller. This work focuses on basic design algorithms such as shift and XOR for polynomial multiplication, Itoh-Tsujii for polynomial inversion, validated through complete simulation of BIKE's key operations such as key generation, encapsulation, and decapsulation. Although the current implementation focuses on generating a single set of keys and ciphertext per run, it lays a solid foundation for scalable, power-efficient enhancements in the future. This work underscores that even with restrained resources, BIKE can be made realistic, bridging the gap between PQC and real-world embedded systems deployment.
[Engineered For What's Next]
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://Bug.EGR.UH.EDU/pipermail/engi-dist/attachments/20250423/e19086c5/attachment-0001.html
-------------- next part --------------
A non-text attachment was scrubbed...
Name: image001.png
Type: image/png
Size: 28468 bytes
Desc: image001.png
Url : http://Bug.EGR.UH.EDU/pipermail/engi-dist/attachments/20250423/e19086c5/attachment-0002.png
-------------- next part --------------
A non-text attachment was scrubbed...
Name: image002.png
Type: image/png
Size: 5699 bytes
Desc: image002.png
Url : http://Bug.EGR.UH.EDU/pipermail/engi-dist/attachments/20250423/e19086c5/attachment-0003.png
More information about the Engi-Dist
mailing list